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CHAPTER I
Introduction
Modern integrated circuit (IC) design focuses on storing, processing, and moving increas-
ingly large quantities of information as quickly as possible for as little power as possible.
The primary techniques for achieving these goals are feature size scaling and reducing op-
erating voltage. These techniques reduce the amount of energy needed to represent logic
1 and logic 0 to the minimum possible that can be achieved with stability. This drive to
reduce the amount of power and area to represent information has increased efficiency and
thus made increasingly capable and low power digital electronics a reality.
The constant drive to reduce the power and area to represent information on digital elec-
tronics has made modern integrated circuits increasingly vulnerable to sources of noise”
process variations, thermal instability, and ionizing radiation. Ionizing particles passing
through semiconductor materials can create electron-hole pairs, which can then either re-
combine or become separated, potentially affecting the information contained in the circuit.
As feature sizes are scaled to smaller and smaller dimensions, the number of electron-hole
pairs necessary to disrupt the circuit state in a meaningful way decreases, while the number
of electron-hole pairs generated by a given particle remains relatively constant. Ionizing
radiation is of increasing concern to modern designers, because of its increasing role in the
overall error rate of modern digital electronics [1]. Feature sizes have scaled to the point
where single ionizing particles can disrupt multiple circuit elements simultaneously [2–4].
The drive to increase the capabilities of integrated circuits (increasing the speed, stor-
age size, and reducing the power of modern digital electronics) will continue, making tech-
niques to increase the reliability of the IC design without significantly decreasing speed,
increasing area, or increasing power desirable. This thesis details test structures and tech-
niques to determine the single event vulnerability of flip flop designs, comments on the
1
impact of beam energy on single event error rates for flip flop heavy-ion broad beam test-
ing, evaluates the effectiveness of capacitive hardening of flip flops at advanced technology
nodes, and presents test flip flop designs for gathering parametric data on hardening tech-
niques.
2
CHAPTER II
Overview of Radiation Effects
This chapter will provide background on the field of radiation effects, with greater emphasis
placed on issues related to the further chapters and citations to literature provided to topics
not directly related to this work.
II.1 Environments
The effect of radiation on integrated circuits and devices is highly dependent on the type
of radiation, the energy of the radiation, and the fluence of the ionizing radiation. There
are both terrestrial and space radiation environments, and the space environment is fur-
ther divided into trapped belt radiation environments and the cosmic ray environment. A
thorough discussion of radiation environments and their implications for electronics can be
found in [5].
II.1.1 Trapped Radiation Environment
The most notable trapped radiation environment are the Van Allen belts existing due to the
Earths magnetic field. Trapped electrons and protons can create significant radiation effects
in satellite electronics [6]. Effects due to the total number of particles and the effects due
to individual trapped particles have been observed.
II.1.2 Cosmic Ray Environment
The cosmic ray background consists of a range of particle types and energies. These par-
ticles can carry extremely high energies (>GeV), but the energy spectrum is dominated by
lower energy particles. Energetic particles released from the sun are usually included in
this grouping as well, although they are not technically cosmic rays.
Heavy-ions (ions with a mass greater than hydrogen) are the primary concern in a cos-
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Figure II.1: Energy spectrum of Protons trapped in Earth’s van Allen belts [6]
mic ray environment, while protons and electrons are the primary concern in the trapped
belt environment. Linear Energy Transfer (LET) is the metric used to describe a given ion.
It is determined by the ion species, energy, and material that the ion is traversing, and it
describes the rate (as a function of distance) that the ion gives up energy in the material,
primarily through the creation of electron-hole pairs.
II.1.3 Terrestrial Environment
The terrestrial radiation environment for electronics consists of both alpha emitting nu-
cleotides from impurities in manufacturing and packaging materials, as well as secondary
products from the interaction of cosmic rays with the Earths atmosphere as shown in Fig.
II.2. Impurities in manufacturing materials introduce alpha-emitting nucleotides (such as
Uranium). The released alpha particles are physically close to the silicon, so despite their
limited range they are able to interact with the circuit in a meaningful way. Atmospheric
neutrons are a serious concern because unlike alpha particles, they cannot be combated
through processing contamination removal. Notably, Oak Ridge attributes over 300 upsets
each minute (fortunately ECC corrects the errors) in their Jaguar supercomputer last year
to terrestrial single events [7].
4
Figure II.2: Cosmic rays produce shower of secondary particles [8]
II.2 Radiation Effects in Electronics
The effects of radiation in electronics is roughly broken into three categories total ionizing
dose (TID), displacement damage (DD), and single event effects (SEE). These distinctions
are made because of the fundamentally different physical mechanisms, but it is important
to note that the same particle type can cause all three effect for example a proton could
contribute to TID, cause displacement damage, and cause a single event.
II.2.1 Total Ionizing Dose
TID is a measure of the total energy deposited in the material from all ionizing particles.
The primary contributors to TID are protons and electrons, due to their abundance in the
space environment. Energetic photons, such as gamma or x-rays also contribute to total
ionizing dose. The primary effect TID has on electronics is to create defects in the SiO2 and
Si/SiO2 interface, resulting in trapped charge. This trapped charge can then impact device
parameters, such as threshold voltage and leakage current. It is not typically a concern
for terrestrial environments because of the relatively low number of ionizing particles. A
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detailed review of TID research can be found in [9].
II.2.2 Displacement Damage
Displacement damage (DD) is caused by the accumulation of damage due to energetic
particles knocking atoms out of position in a lattice, resulting in changes in the electrical
characteristics of the material. Since it is the accumulation of many events, it is generally
not a concern for the terrestrial environment because of the relatively low particle fluence
in the terrestrial environment. A detailed review of DD can be found in [10].
II.2.3 Single Event Effects
Single event effects (SEE) refer to the interaction of a single energetic particle with a semi-
conductor and the resulting device and circuit level effects of the interaction. SEE are
classified as either hard errors or soft errors: hard errors cause permanent failure, while
soft errors cause data corruption in the form of memory/latch corruption or false transient
signals in the circuit. Soft errors are significantly more common than hard errors because of
the lower particle energies required to create soft errors. Single event transients (SETs) are
signals introduced into the circuit due to the charge generated by the energetic particle. If
these signals are latched by a memory element (either a latch/flip flop in combinational cir-
cuitry or the signal occurred in an SRAM/DRAM cell), the SET can induce a single-event
upset (SEU).
Several additional types of single event effects have been observed. Single event latchup
(SEL) is caused by the activation of a parasitic bipolar feedback loop intrinsic to the CMOS
process as shown in II.3. The energetic particle turns on the feedback path, which is perma-
nent until either the part is power cycled or thermal destruction occurs [11]. Implications of
SEL for modern processes are discussed in [12]. A second type of permanent or hard error
is single event gate rupture/single event burnout. Single event gate rupture occurs when
an ion strikes the gate of a transistor, causing high currents to damage the gate dielectric
and resulting in the gate no longer functioning [13]. Single event burnout occurs in power
6
Figure II.3: Parasitic bipolar path is present in CMOS [12]
devices, where an ion causes a short circuit in the device, and the resulting high currents
cause permanent damage [14]. Another type of error is a single event functional interrupt,
which is a single event effect that occurs in a critical subsystem, causing larger system wide
effects [15].
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CHAPTER III
Overview of Experimental Techniques for Single Event Upset Measurement
Testing in the actual deployment environment is impractical for space environments due
to the high cost and lead times associated with spacecraft development and deployment
(although the use of small satellites is making space environment testing more accessible)
and is impractical for terrestrial environment testing because the error rates for a given
part are low (it is the aggregation of events across the entire deployed system that are of
concern). Accelerated testing techniques are used to lower the time necessary to gain a suf-
ficient number of events. These testing techniques are described in detail in the following
sections, and were implemented to test a 40 nm and a 28 nm CMOS test chip with various
flip flop designs with 8000 copies of each flip flop design.
III.1 Failures in Time
For modern digital electronics, parts are required either for internal quality control purposes
or for marketing purposes to keep their rate of operating errors below a specified level.
The standard metric used is called Failures in Time (FIT), which is the number of failures
that will be observed in one billion hours of operation. It is sometimes used to describe
the whole system or a section of the system such as per every megabyte of memory. It
is important to note that for terrestrial electronics, the goal is not to eliminate all errors
(because the penalty in terms of area/speed/power would be too severe), but rather to reduce
the error rate to an acceptable level. A lower FIT is desirable, but it must be weighed against
the penalties occurred to achieve it.
Instead of FIT, cross-section is used as the primary metric to evaluate the vulnerability
of a flip flop design in this work. Cross-section in this context is a measure of the probability
of a particle interacting with the flip flop to produce an SEU. This is done because while
FIT is a meaningful metric in the context of a system being deployed for a specified amount
8
Figure III.1: Diagram of CREST test architecture.
of time in its operating environment, it has less meaning when referring to a single flip flop
in a specific narrow test condition. Rather cross-section directly describes the relationship
between the data measured during radiation testing events for a given particle fluence.
III.2 CREST Testing Paradigm
The Circuit for Radiation Effects Self Test (CREST) approach was used for determining
cross-section for all flip-flop designs tested in this thesis. The CREST structure is ideal
for testing flip-flops because of the ability to test large numbers of identical flip-flops si-
multaneously and at full clock speed [16]. For each flip-flop type that is to be tested, it
is arranged into a chain with each flip-flop output connected to the next flip-flop’s input
in a shift register fashion. The data output of the circuit is compared to the golden data
stream, and any errors are counted, as shown in Fig. III.1. For this work, cross-section is
calculated by dividing the total number of errors by the number of flip-flops in a chain to
determine the errors per individual flip flop, and then dividing by the number of incident
ions per square centimeter.
One potential issue with CREST testing is the potential for a flip-flop to experience a
SEU and then another SEU at a latter time corrects the data. This depends on the flip-flop
cross-section, the incident ion flux, and the shift register clock speed.
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The CREST test structure allows for inserting a pseudo-random repeating pattern into
the chain, but for this work the input was kept at a constant logic high level. Flip-flops
with a data value of logic high, logic low, or checker-board patterns have been shown to
have different cross-sections, but this was not the primary effect under investigation in this
study.
Test boards were fabricated to provide clock and data signals to the device under test
(DUT). Signals were routed off board to a FPGA for processing, and then further trans-
ferred to a PC for data logging.
III.3 Alpha Particle Testing
As discussed in the environments section, alpha particles (ionized Helium nuclei) are of
interest for their role in terrestrial SEUs due to manufacturing impurities. Alpha particles
that are produced through nucleotide decay chains have very limited range due to their
low particle energy. Americium-241 was used in this work for accelerated alpha particle
testing, as shown in Fig. III.2.
The rate (as a function of distance in the material) that the alpha particle gives up its
energy is not constant notably the significant increase in the rate (as a function of distance)
of energy loss before the alpha particle stops is called the Bragg peak. It is important for
alpha particle testing that the particles are penetrating far enough to reach the silicon, and
that the tester is aware of the position of the Bragg peak.
III.4 Neutron Testing
Several facilities exist that produce a neutron spectrum similar in energy distribution to the
atmospheric neutron spectrum, but with a significantly higher flux. The neutron energy
spectrum is standardized to the spectrum at sea level at New York City (used as an arbitrary
point of reference). Notably, the neutron spectrum varies with altitude and latitude.
Neutron testing can be conducted without a vacuum. The neutrons are neutrally charged,
so they are not attenuated by the air significantly between the generation of the neutron to
10
Figure III.2: Image of Americium-241 source used for alpha exposure.
Figure III.3: Alpha particle range in Si. From first alpha SEU paper [17]
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Figure III.4: Accelerator facilities attempt to replicate the energy and flux spectrum of the
atmospheric neutron spectrum [18]
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Figure III.5: Image of multiple test boards prepared for neutron testing.
the test equipment. Because of neutron’s low capture cross-section for semiconductor ma-
terials (with the exception of Boron [19]), several copies of the DUT tested simultaneously
are necessary to achieve enough events for statistically significant analysis as shown in Fig.
III.5. Care should be taken during test fixture design that sensitive components are placed
outside the test chamber. Neutrons are scattered by shielding materials, and the resulting
thermal neutrons can cause radiation effects in the supporting electronics.
III.5 Heavy Ion Testing
Heavy ion testing is used to evaluate cross-section for a given particle LET, and it is used to
both evaluate cross-sections for space applications and gain insight into the cross-section
of a design to neutron secondary products. Neutrons can produce secondary particles of
a variety of species and energies, but they primarily have a LET under 15 MeV/mg/cm2
[20]. It is usually performed in vacuum due to the rapid attenuation of charged particles in
atmosphere, as shown in Fig. III.6. Ion energy and ion species can be selected to achieve
the desired LET.
Flux can be very high, so care must be taken to prevent the data set being corrupted by
concurrent events. In order to adequately replicate a real environment response, data sets
13
Figure III.6: Image of Berkeley heavy-ion facility with all test equipment.
with the DUT rotated in space are necessary to evaluate the response to angled strikes.
14
CHAPTER IV
Heavy Ion Cross Facility Comparison
The following section is a poster paper presented at the Radiation Effects on Components
and Systems 2012 conference.
On the Fidelity of Heavy-ion Irradiation Facilities for Accelerated Single Events Tests
Z. Diggins, S. Jagannathan, B. L. Bhuva, T. D. Loveless, M. King, R. Reed, R. Weller,
B. D. Sierawski, L. W. Massengill, L. D. Tekumala Department of Electrical Engineering
and Computer Science Vanderbilt University Nashville, TN, USA
S-J. Wen, R. Wong Cisco Systems Inc. San Jose, CA, USA
Abstract: Heavy-ion upset rates measured at different irradiation facilities with different
ion-species and ion-energy are presented and analyzed for a 40 nm technology node. Mul-
tiple flip-flops designs with varying levels of hardness were fabricated and tested. The SEU
cross section curves of do not show significant differences between different ion-energies
and ion- species at both low and high LETs.
IV.1 Introduction
The increasing proximity and density of transistors with technology scaling has resulted in
multiple transistors collecting charge after an ion strike [1-3]. For older technologies, the
spacing between transistors was larger, or comparable, to the charge track radius generated
by the incident ion. As a result, only one, or at most two transistors, were affected by
a single-event. For advanced sub 100-nm technologies, a single ion may cause charge
collection (due to diffusion of carriers) within a region with a 5 µm radius [4]. The final
size of the charge collection region is a strong function of fabrication process parameters,
electric fields, and charge track characteristics. For two different ions with the same linear
energy transfer (LET), a high energy ion will have different charge track characteristics and
longer range compared to a low-energy ion [5]. This may lead to different size of charge
15
collection region influenced by ion energy and type. This will have significant impact on
single-event (SE) cross-sections for circuit designs that are strongly influenced by charge-
sharing.
Radiation effects community uses LET as the standard measure for evaluating single-
event error rates (SER) for all technologies [6]. LET is an average value and is independent
of ion type and ion energy. If the charge collection region is influenced by either ion type
and ion energy, the applicability of LET as a test metric to study single event effects (SEE)
needs to be evaluated for deep sub-micron technology nodes. Since soft error rate of a de-
sign is considered to depend only on LET, radiation experiments are usually carried out at
any one of the accelerated test facilities. Test engineers utilized facilities with the assump-
tion that similar LET will yield similar results, irrespective of the test facility. Typically, for
ions with identical LETs, ion-species and their energies provided at various test facilities
are different. Previous work suggests that particles with different ion-energies but the same
LET have some impact on the SEU cross section [7,8] while others suggest that the dif-
ferences induced by ion-energy are not significant [9]. Test results for radiation-hardened
SRAMs fabricated in 0.4 µm technology and tested across different test facilities show
almost two orders of magnitude difference in the single event upset (SEU) cross section
for particles that have the same LET but different mass and ion-energy [7]. Results for
soft SRAM designs in 140 nm technology do not show any significant difference in cross-
section values at higher LETs, while showing less than an order of magnitude difference
at lower LETs [9]. These results indicate that for advanced technologies, the SEU cross
section of a design may depend on ion-energy if single event effects are strongly influ-
enced by charge-sharing. Since SEU cross-sections for flip-flop designs have been shown
to be strongly influenced by charge-sharing, characterizing the effects of ions with different
energies and species but identical LETs on hardened and non-hardened flip-flop designs is
absolutely necessary to maintain the integrity of testing procedures used by the community.
In this work, heavy-ion data measured at different accelerated test facilities under the same
16
Figure IV.1: Fig. 1 Analytical calculations showing distribution of energy deposition of Cu
ion [10]
experimental conditions for flip-flop designs of varying hardness levels for a 40 nm bulk
CMOS technology node are presented.
IV.2 Motivation
Since charge-sharing is a strong function of charge track created by the incident ion, differ-
ences in ion track will result in different SER. Kobetich et al [10] have shown that different
ions with different energies but similar LETs result in different track structures. Fig. 1
shows energy deposited in a given material as a function of track radius for various inci-
dent ion-energies. These results show distinct differences in the charge track radius even
for ions with different energy. Additionally, charge densities generated by incident ions
with different energies but similar LET values are also different [11].
Fig. 2 shows the calculated charge density profiles of Cu ion at different ion-energies
but similar LETs ( 26 MeV- cm2/mg) obtained at a depth of 1 um in target Si. The resulting
density profiles are very different both in the width of the charge track and the density of
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Figure IV.2: Fig. 2 Charge density profiles of 25 MeV and 395 MeV Cu ion, but with
similar LET of 26 MeV/mg/cm2 [11].
carriers generated.
Such different charge track characteristics may result in a different circuit-level re-
sponse due to charge-sharing mechanisms prevalent at advanced technology nodes. Thus,
it is important to evaluate the circuit-level response for ICs fabricated at deep sub-micron
technologies for various ion- energies and species, but similar LET values.
IV.3 Experimental Details
Previous work [7-9] has shown a different response for non- hardened and hardened SRAM
designs to ion species and energies. As a result, the test IC designed for this work included
hardened and non-hardened storage cells. Since critical charge for flip-flop designs are
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Figure IV.3: Fig. 3 Schematic of test circuit
Figure IV.4: Table 1. Description of flip flop designs tested.
higher and charge sharing affects flip-flops more than SRAM cells, flip-flop designs are
used for this study. A brief description of the four flip-flop designs considered in this work
is provided in Table I. The four flip-flop designs were implemented in a Circuit for Radia-
tion Effects Self-Test (CREST) configuration with 8K stages [12]. The test chip containing
these shift registers was fabricated in a commercial 40nm bulk CMOS technology. All
experiments performed at 190 MHz with a constant HIGH input to the shift registers.
IV.3.1 Flip Flop Designs
Table 1 summarizes the designs tested.
IV.3.2 Test Facility Details
Heavy-ion experiments were conducted at Brookhaven National Laboratory (BNL) and
Lawrence Berkeley National Laboratory (LBNL) with varying ion characteristics (LET,type
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Figure IV.5: BNL - Ion Types, LETs, and Ion Energies Tested
and energy). The ions used at the BNL had energies ranging between 4-8 MeV/u. Two set
of experiments were conducted at LBNL with energies of 10 MeV/u and 16 MeV/u respec-
tively. All the experiments (both BNL and LBNL) were conducted in vacuum.
IV.4 Experimental Results
The error cross section curves of the four flip-flop designs measured at different ion-
energies are provided in the Figs 4-7. It is evident from Figs 4-7 that for range of particle
LET considered in this work, SEU cross section curves overlap for individual flip-flop de-
signs, suggesting no significant dependence on ion-energy or ion type. Two characteristics
usually used for single-event effects are threshold LET and saturated cross-sections. For
all of these flip-flop designs for all ions used, both of these parameters do not show any
significant differences. At very low LETs (¡ 1 MeV-cm2/mg), indirect ionization induced
upsets may play a significant role towards determining SEU cross section as suggested in
the previous work [11].
Fig. 6 Upset cross section for capacitive hardened D flip-flop design However, the
probability of secondary ionization processes is very low and hence the SEU cross sections
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Figure IV.6: LBNL 10 - Ion Types, LETs, and Ion Energies Tested
Figure IV.7: LBNL 16 - Ion Types, LETS, and Ion Energies Tested
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Figure IV.8: Fig. 4 Upset cross section for unhardened standard D flip-flop design
Figure IV.9: Fig. 5 Upset cross section for unhardened D flip flop variant (designed for low
power)
due to these mechanisms are very low (orders of magnitude less when compared to the SEU
cross section due to direct ionization at moderate-high LETs). Thus, these results clearly
show that even at 40 nm technology node, any differences in ion track charge density and
indirect ionization mechanisms do not significantly affect the SEU cross-sections for flip-
flop designs.
Figure IV.10: Fig. 6 Upset cross section for capacitive hardened D flip-flop design
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Figure IV.11: Fig. 7 Upset cross section for a radiation hardened by redundancy design
IV.5 Conclusion
Heavy-ion results measured at different irradiation facilities with different ion species and
ion energy are presented and analysed for advanced technology nodes. For multiple flip-
flop designs at the 40 nm technology node, different ion energies and species with the same
LET do not show significant differences. This work demonstrates that same LET differ-
ent ion energy comparisons are valid for the range of ion energies at common accelerator
facilities. The energies of the RADEF heavy-ion cocktail are in the range of energies mea-
sured in this work, indicating that valid comparisons can be made between a wide range of
facilities.
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CHAPTER V
Capacitive Hardening at Advanced Technology Nodes
This chapter contains excerpts from this author’s previously published work at Nuclear and
Space Radiation Effects Conference, and has been accepted for publication in the Transac-
tions on Nuclear Science [21].
Fundamentally, SEUs occur in flip-flops due the the generated SET propagating around
the feedback loop of the flip-flop. If the SET pulse width is longer than the feedback
loop delay of the flip-flop circuit, the data in the flip-flop will be overwritten by the SET
pulse. In an effort to reduce the SEU cross section of flip-flops, many radiation hardened by
design (RHBD) techniques have been developed [22–24]. These use temporal hardening
(increasing the feedback delay or sampling the output at distinct intervals), spatial hard-
ening (separating storage nodes), or a combination of both. Commonly used approaches,
such as Triple Modular Redundancy (TMR) and Dual Interlock Cell (DICE) based de-
signs, exact heavy area and power penalties because of the increased number of transistors
required to implement the design versus a traditional D-type flip-flop.. Increasing the feed-
back loop delay by adding capacitance or resistance has been used effectively in the past
for improved SEU performance [25]. Since resistors are more difficult to fabricate then
capacitors in CMOS processes, designers have been using capacitive hardening to improve
the SEU performance of conventional D flip-flops [26]. These capacitive techniques were
very effective in older technologies with micro-meter feature sizes. However, effectiveness
of capacitive hardening at advanced technology nodes with sub-100-nm feature sizes has
not been investigated. This section compares alpha particle, heavy-ion, and neutron cross
sections for three conventional D-FF designs in a 28-nn bulk CMOS process and two con-
ventional D-FF designs in a 40- nm bulk CMOS process with different levels of capacitive
hardening.
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Figure V.1: Schematic of D-latch used for simulation work.
V.1 Background and Penalties
The addition of a capacitor at any circuit node increases the amount of charge stored at
that node. As a result, the collected charge needed to generate an SET pulse of a given
duration increases. The addition of capacitances on an internal node of a flip-flop increases
the feedback loop delay. The increased feedback loop delay requires longer SET pulses
to cause an upset. This results in higher critical charge, and possibly lower upset rate,
over flip-flop designs without capacitive hardening [27]. For this work, capacitance was
added to both storage nodes of each latch in the flip-flop design as shown in Fig. V.1. All
transistors for the compact-model simulation work were minimum size for the technology
node. Ideal capacitors were used for the simulations because MIM/MOM capacitors in
this Process Design Kit could only assume discrete values, making varying the capacitance
automatically during the simulation not feasible. Comparison of ideal capacitor simulations
to MIM/MOM simulations showed no significant differences.
V.1.1 Impact of Capacitive Hardening on Critical Charge
Fig. 2 shows circuit-level simulation results for critical charge for a conventional D-FF de-
sign in a 40-nm bulk CMOS process. For D-FF designs, the increase in capacitance results
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Figure V.2: Critical charge versus RHBD capacitance for a 40 nm conventional D-FF. For
advanced technologies, femto-Farad RHBD capacitance values have a similar penalty to
the load of a minimum size inverter.
in increased critical charge as expected. For an unhardened 40-nm D-FF, a critical charge
on the order of 2 fC was predicted by the compact model simulation. As a reference, the
input capacitance of an inverter in this technology is approximately 1 fF. For the simulation
results presented in Fig. 2, the range of capacitance values used is equivalent to just two
additional inverters at each storage node. By increasing the nodal capacitances by 2 fF, the
critical charge was increased by slightly more than 2x.
V.1.2 Role of Varying LET
For high LET particles, the amount of charge generated and collected at a circuit node is
significantly higher than the critical charge of a D-FF for advanced technologies. As a re-
sult, increasing the critical charge by a small amount may not result in any improvement in
flip-flop cross section for high LET particles. However, for low LET particles, the increases
in critical charge due to added RHBD capacitance will make a significant impact. For ter-
restrial environments, where secondary particles from neutron reactions nominally have
less than 20 MeV-cm2/mg LET values [28], such a hardening approach has historically
proven useful [1].
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Figure V.3: Simulation from [30] predicts a significant increase in cross section for gener-
ated charge values less than 3 fC. Red oval added for emphasis.
V.1.3 Scaling Trends
Since cross section is exponentially proportional to the critical charge [29], an increase
of 2 fC (from 2 fC to 4 fC) in critical charge will result in a significant reduction in cross
section. Monte Carlo simulation results previously reported in [30] suggest that the number
of particles capable of causing an upset increases significantly when critical charge falls
below 5 fC, as shown in Fig. 3. Even small improvements in critical charge for these
circuits will result in significant reduction in SEU cross section. The two technologies
discussed in this paper, have a nominal D-FF critical charge of less than 5 fC. As a result,
any increase in the critical charge through insignificant power penalty is a very attractive
design option.
V.1.4 Penalties Associated with RHBD Capacitance
Adding RHBD capacitance to a flip-flop design incurs an area penalty proportional to the
size of the capacitor. The area penalty varies with the design process details and the type of
capacitor used metal layer capacitors, metal oxide metal (MOM) capacitors, metal insula-
tor metal (MIM) capacitors, or reverse biased transistors (although this last option should
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Figure V.4: Minimum size D-latch area versus 4.9 fF Metal-Oxide-Metal capacitor.
be used with care because of its potential to influence charge sharing). The option that
should be chosen is based on the capacitance value desired and other constraints, such as
access to upper metal layers. Some capacitor types can be built on top of the active devices
[cap on silicon], potentially inuring no direct area penalty but complicating signal routing.
In the 40 nm process used for simulations, the capacitors had a significant area penalty,
as shown in V.4. The D-latch had dimensions 3 microns by 2 microns, while the 4.95 fF
Metal-Oxide-Metal capacitor had dimsension 3.8 microns by 3.8 microns. For comparison,
a DICE flp-flop of minimum dimensions had an area of 8 microns by 2 microns.
Adding RHBD capacitance also incurs a power penalty every time the capacitor is
charged and discharged during operation. For capacitive hardening the power penalty is
proportional to the rate of data change, not the clock rate. Compared to redundant storage
node hardening techniques, capacitive hardening does not incur a penalty every clock cycle
because capacitive hardening leaves the clock tree load unchanged. V.6 shows the energy
required to switch the data state as a function of RHBD capacitance. As expected, it is a
linear relationship. For comparison, the energy consumed for each clock transition is 0.179
fJ, making the system level power penalty for adding RHBD capacitance highly dependent
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Figure V.5: Transient characteristics of latch, with power supply current included as
”/V0/PLUS”
on the data switching rate.
Since clock distribution network is not affected, any timing problems arising from mis-
matched clock tree are also avoided. RHBD capacitance does increase the clock-to-q and
d-to-q delay, due to the extra charge necessary due to the RHBD capacitance. The clock-
to-q and d-to-q delay versus added RHBD capacitance is included in V.7 and V.8.
Since designs of commercial electronic systems are most concerned with power re-
quirements, any mitigation approach that does not increase power requirements signifi-
cantly is always desirable. Use of capacitive hardening, thus, is ideally suited for commer-
cial applications in terrestrial environment.
V.2 Flip-Flop Design and Experimental Details
Designs with different values of RHBD capacitance were implemented in a 40-nm and a
28-nm bulk process. For the 40-nm CMOS bulk process, two different D-FF designs were
used. The first design was the baseline design without any added capacitance at the storage
nodes. The RHBD capacitors for the second design were implemented using metal layers.
For the 28-nm CMOS bulk process, three different D-FF designs were used. Again, one of
the D-FF designs was the baseline design without any added capacitance on internal nodes.
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Figure V.6: Switching energy for data transition from low to high for a latch stage
Figure V.7: Data input change to latch output change when the latch is transparent (D to Q)
increases linearly with RHBD capacitance.
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Figure V.8: Clock transition to latch output change when the data arrives very early (C to
Q) increases linearly with RHBD capacitance.
Tech Node Flip Flop Name Total Capacitance (fF) Increase in Capacitance (fF)
40 nm
DFF1 (nominal) 2 1x
DFF2 3.8 2x
28 nm
DFF3 (nominal) 0.8 1x
DFF4 1.3 1.5x
DFF5 2.5 3x
Table V.1: Flip-Flop Designs and Capacitance Values.
The RHBD capacitors for the other two designs were implemented using MOS capacitors.
All layouts were optimized for area and power. All transistor lengths and widths were kept
the same within each technology node. Table I lists the capacitance values for each of these
designs. These values were chosen so as to not increase the area of FF significantly.
The test ICs were tested functionally and exposed to alpha particles, neutrons, and
heavy-ions. During all experiments, the input to the shift register chain was kept constant
at logic 0 and clocked at 10 MHz. Alpha particle exposures were performed using a 10 Ci
241Americium source placed 5 mm above the exposed die. The fluence for alpha particles
was 2.3 x 109/cm2. Fluence for heavy-ion exposures for both test chips was 5 x 107 /cm2.
Heavy-ion exposures were performed at Lawrence Berkeley National Laboratory (LBNL),
using the 10 MeV/u ion cocktail, using oxygen, neon, argon, vanadium, and xenon, with
33
Linear Energy Transfer (LET) values of 2.19, 3,49, 9.74, 15.59, and 58.78 MeV-cm2/mg
respectively. Neutron exposure was performed at the ANITA facility with a total fluence of
1.9 x 1010 neutrons/cm2. Details of the ANITA neutron spectrum are found in [18].
V.3 Flip-Flop Experimental Results
Heavy-ion, neutron, and alpha particle experiments were performed. The results are pre-
sented and discussed in the following sections.
V.3.1 Heavy-Ion Results
The overall cross section curves for heavy-ion exposures, shown in Fig. V.9, follow the
expected trend. Cross section increases with increasing particle LET, and the curves show
Weibull shapes. The nominal 40-nm design has a larger cross section than the nominal 28-
nm design. There is no significant change in threshold LET with differing values of RHBD
capacitance. At particle LET values less than 15 MeV-cm2/mg, the amount of charge de-
posited is not overwhelmingly larger than the critical charge, resulting in a 2x reduction
in cross section for the 40-nm designs and a 4x reduction in cross section for the 28-nm
designs for the values of RHBD capacitance used in this study. At a particle LET value of
60 MeV-cm2/mg, the upset cross sections for the 28-nm designs are statistically identical,
while there is still a noticeable improvement (approximately 2x) for the 40-nm capacitive
hardened design. At low particle LET values, the designs show the most pronounced re-
duction in cross section for added RHBD capacitance.
The data is replotted in V.10 and V.11 to highlight the impact of the RHBD capaci-
tance on cross section for the different particle LET values. For both the 28-nm and 40-nm
designs, the magnitude of the slope (rate of change of cross section for an increase in ca-
pacitance) decreases for increasing particle LET values. Compared to the 40-nm designs
in this study, the 28-nm designs show a larger change in cross section versus RHBD ca-
pacitance slope, which is attributed to their lower total capacitance. For the 28-nm designs,
at particle LET values of 9.74 MeV-cm2/mg and greater, there is no significant reduction
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Figure V.9: Differences due to added capacitance are most pronounced for low particle
LET values, saturating as LET increases. Error bars using standard error are present for all
plots and are often contained within the data points. Refer to V.1 for name mappings.
in cross section for the values of RHBD capacitance used in this study. For the 40-nm
designs, the reduction in cross section for a given amount of RHBD capacitance decreases
with increasing LET over a larger range (2x improvement for lowest LET, 1.2x improve-
ment for highest LET). These results indicate that capacitive hardening is most effective
for environments where low LET particles dominate, such as the terrestrial environment.
V.3.2 Alpha Particle Results
The decrease in cross section with added RHBD capacitance is even greater for alpha par-
ticles than for low LET heavy ions. Alpha particle results are shown in V.12. A reduction
in cross section of 14x for the 28-nm designs and 2.4x for the 40-nm designs was observed.
The improvement for increasing the capacitance to 1.5x for the 28-nm design was very sig-
nificant a 12x reduction in cross section. This large increase for a small increase in capac-
itance suggests that for single particle energies, there are storage node capacitance values
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Figure V.10: For 28-nm designs, as the particle LET value increases the reduction in cross
section due to the added RHBD capacitance decreases significantly. For LETs of 9.74
MeV-cm2/mg and greater, the capacitance values used in this study showed no benefit.
Figure V.11: For the 40-nm designs, as the particle LET value increases the reduction in
cross section due to the added RHBD capacitance decreases. An improvement is shown
for all LETs, decreasing from 2x for the lowest LET to 1.2x for the highest LET for the
capacitance values shown.
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Figure V.12: Alpha particle cross section versus RHBD capacitance shows significant cross
section reductions. Adding 0.48 fF of RHBD capacitance leads to an order of magnitude
reduction in cross section for the 28 nm designs.
where increasing the capacitance will result in significant benefits. Since alpha particles
are a concern for terrestrial environment, these results strongly support using capacitive
hardening for the terrestrial environment.
V.3.3 Neutron Results
For the 28-nm flip-flop designs used in this study, a reduction in cross section of 2.5x was
observed for the neutron exposure. Only 28 nm neutron results are available. V.13 shows
flip-flop cross section versus RHBD capacitance for the 28-nm flip flop designs. The results
are similar to those for alpha particle and low LET heavy ion results in that they show a
decreasing trend in cross section with increasing capacitance. The magnitude of the change
in cross section is less than that of the alpha and lowest LET results, which is consistent
with neutron secondary particles consisting of a range of LETs, of which only the low LET
particles are most affected by the RHBD capacitance.
V.4 Pulse Width Analysis
In order for capacitive hardening to be effective, it must increase the feedback delay enough
so that it is greater than the length of a significant percentage of SET pulses. If the increase
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Figure V.13: Cross section reduction due to RHBD capacitance for neutrons is comparable
to that of particle with an LET of 3.49 MeV-cm2/mg in figure 4. Secondary particle LET
values for neutrons varies so neutron response is an aggregate of the response to particles
with different LETs.
in feedback loop delay does not impact the number of SET pulses that can cause an upset,
the effect of increased capacitance on cross section will not be significant. As a result, SET
pulse width data can be used to estimate values of RHBD capacitance that will significantly
decrease the flip-flop cross section. The Gaussian nature of pulse width distributions creates
varying reduction in cross section for the same amount of increase in the feedback loop
delay. A typical cumulative pulse width distribution is shown in V.14. This data was
obtained for the 28-nm technology node using a pulse width capture circuit, similar to the
one presented in [31]. Heavy ion pulse width data was gathered at LBNL for Xenon (LET
= 58.78 MeV-cm2/mg). Xenon data is chosen for this analysis because it yielded the most
transients within the resolution of the capture circuit.
Assuming that any SET with pulse width greater than the feedback loop delay will
cause an upset, the Xenon (LET = 58.78 MeV-cm2/mg) cumulative pulse width distribution
can be used to determine the most effective implementations for RHBD capacitors. For
the data shown in Fig. 9, increasing the feedback loop delay from 40 ps to 50 ps would
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Figure V.14: Cumulative pulse width distribution for particle LET of 58.78 MeV-cm2/mg.
Distribution shape is the result of integrating a Gaussian pulse width distribution. The
horizontal position is a function of particle LET [31]
provide an insignificant reduction in cross section for particles with the LET of Xenon.
Similarly, increasing the feedback loop delay from 180 ps to 200 ps (or beyond) provides
an insignificant reduction in cross section for particles with the LET of Xenon because the
feedback loop delay is already longer than the majority of the pulses. In both these cases,
the number of SET pulses capable of causing an upset does not change significantly. If the
feedback loop delay is increased from 50 ps to 150 ps, the number of SET pulses capable
of causing an upset decreases significantly, resulting in significant improvement in SEU
cross section. The pulse-width distribution shape and mean will vary with particle LET
and layout details, but in general the Gaussian shape will create non-linear cross section
reduction for a given amount of RHBD capacitance for a given LET particle. At advanced
technology nodes, the pulse width distribution data can be used in a similar fashion to gauge
the effectiveness of capacitive hardening for a given flip-flop design. Such improvements
will depend heavily on the environment and the capacitance values.
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V.5 Capacitive Hardening Conclusions
For larger feature-size technologies, adding capacitances has proven very effective in im-
proving the single-event cross section values of flip-flop designs. For advanced technolo-
gies, critical charge values of the order of 1 fC means a large number of particles may cause
an upset. Adding small RHBD capacitors, on the order of the intrinsic nodal capacitance,
can improve SEU cross section up to 4X to help designers meet cross section requirements
for terrestrial environments. Compared to other hardening techniques, capacitive harden-
ing is attractive at advanced technology nodes because it does not significantly increase the
dynamic power, and can be applied late in the design process without disrupting the clock
distribution network. A 1.5x increases in capacitance for a 28-nm D-FF design was shown
to result in an order of magnitude reduction in cross section for alpha particle experiments
and 2X improvement in neutron and low LET particle cross sections. However, the RHBD
capacitance necessary to reduce SEU cross section significantly for high LET particles is
unattractive when compared to other RHBD techniques (e.g. redundant storage node de-
signs). Pulse width data can be used to measure the effectiveness of RHBD capacitance for
a given design and the radiation environment.
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CHAPTER VI
Next Generation CREST Test Chip
A test chip has been designed and taped-out in the 40 nm low power United Microelec-
tronics Corporation (UMC) CMOS process. The goal of the test chip is to expand on the
flip-flop hardening questions raised in the literature, with an emphasis on including enough
design variants to gather parametric data on the effects of interest.
Fourteen different CREST (Circuit for Radiation Effects Self Test) chains were in-
cluded in the UMC 40nm low power process run (tape out January 2013). The number
of chains was chosen to balance the number of flip flops per chain - a sufficient number
of flip flops per chain is required to gain sufficient statistics - with the goal of including
a variety of designs to make comparisons. The goal for the 40 nm test chip is to expand
upon the work previously described in this thesis by gaining parametrized data on feedback
delay hardening and redundant node spacing hardening techniques. Additionally, several
C-CREST chains were included. A C-CREST chain consists of alternating combinational
logic blocks and flip flops. 8 traditional CREST chains were included and 6 CCREST
chains were included.
VI.1 Summary of Designs Included
A short description of each design is below:
1. The first chain consists of a traditional NAND based D-type flip flops. The NAND
gates are all minimum size. This type of flip flop has been included on previous test
chips and will provide a good baseline for comparing to other test chips. Addition-
ally, this flip flop was used as the flip flop in all the C-CREST chains.
2. This chain consists of a standard cross coupled inverter D-flip flop consisting of 2
inverters and 2 pass gates per latch, with all minimum size transistors. Both storage
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Figure VI.1: Flip-flop hardening design space is limited by area, speed, and power.
nodes of the latch are written simultaneously, with the D-bar signal being generated
inside the flip flop. This design will also be used to compare to other test chips as
well as being a control for designs 3 and 4.
3. This chain is the same as design 2 with the addition of a n-type transistor connected to
Vdd inserted after each inverter that drives a storage node. This n-type transistor will
increase the delay of the feedback path. All transistors in this design were formed
using the HVT (high threshold voltage) type transistors.
4. This chain is the same as design 3 except using all LVT transistors. The goal of
changing the threshold voltage is to vary the resistance of the feedback path.
5. This chain consists of a dual redundant storage node (DICE) type flip flop, using the
standard topology. The layout was done to minimize area, sharing diffusions when-
ever possible. This design will be used to compare to other technology generations
and to serve as a comparison for designs 6,7, and 8.
6. Design 6 uses the same topology as design 5, however no diffusions are shared. This
increases the area between storage nodes and allows for analysis of the impact of
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node positioning.
7. This design adds additional space, adding an unused poly line (the width of one
transistor + design rules) in between each transistor. This adds another data point for
analysing the impact of node spacing.
8. This design adds even more additional space, adding 2 unused poly lines between
each transistor. This adds another data point for analysing the impact of node spacing.
9. This design uses the C-CREST topology, using the flip flop from design 1 as a con-
trol. The combinational logic consists of a chain of 1x height inverters.
10. This design uses the C-CREST topology, using the flip flop from design 1 as a con-
trol. The combinational logic consists of a chain of 2x height inverters.
11. This design uses the C-CREST topology, using the flip flop from design 1 as a con-
trol. The combinational logic consists of a chain of 3x height inverters.
12. This design uses the C-CREST topology, using the flip flop from design 1 as a con-
trol. The combinational logic consists of a chain of 1x height nand gates.
13. This design uses the C-CREST topology, using the flip flop from design 1 as a con-
trol. The combinational logic consists of a chain of 1x height nor gates.
14. This design uses the C-CREST topology, using the flip flop from design 1 as a con-
trol. The combinational logic consists of a sum circuit, consisting of inverters, nands,
and nors. The previous designs will be used to compare the contributions of the in-
dividual gates to the overall event rate of the sum circuit.
VI.2 Design Challenges
Clock timing was a serious concern for the long test chains. To prevent any timing is-
sues, a clock mesh distribution network was employed. By shorting each level of the clock
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Figure VI.2: Layout for design 7.
Figure VI.3: Layout for design 8.
44
Figure VI.4: Example hybrid clock mesh. Each CREST chain has all clock nodes shorted,
but each chain does not share mesh levels with the other chains. [32]
chain,the clock skew between different flip-lops in the same chain will be reduced, pre-
venting data from propagating through the shift register in an unwanted way (spreading
through momentarily transparent latches). Each flip flop chain has it’s own clock mesh as
shown in VI.4(every chain on the same mesh would have a slow rise/fall time due to the
large physical distance between the corners of the chip.
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Figure VI.5: Entire chip layout showing power distribution layers.
Figure VI.6: Entire chip layout hiding top power layers to show chains and clock network.
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